

UNIVERSIDAD DE CANTABRIA

DPTO. DE ELECTRÓNICA Y COMPUTADORES.



**IMPACTO DEL SUBSISTEMA DE
COMUNICACIÓN EN EL RENDIMIENTO DE
LOS COMPUTADORES PARALELOS:
DESDE EL HARDWARE HASTA LAS
APLICACIONES.**

Presentada por:

Valentín Puente Varona

Dirigida por:

Ramón Bevide Palacio.

SANTANDER, OCTUBRE DE 1999

Bibliografía

- [1] G.S. Almasi and A. Gottlieb, "*Highly Parallel Computing*", Benjamin Cummings Ed., 1989.
- [2] T.E. Anderson, S.S. Owicki, J.B. Saxe and C.P. Thacker "*High Speed Switch Scheduling for Local Area Networks*", ACM Trans. On Computer Systems, Vol 11, n°4, pp. 319-352, November 1993.
- [3] A. Agarwal, "*Limits on Interconnection Network Performance*", IEEE Trans. On Computers, Vol 2, n°4, pp. 398-412, October 1991.
- [4] T. Agerwal, J. L. Martin, J. H. Mirza, D. C. Sadler, D. M. Dias and M. Snir, "*SP2 system architecture*", IBM Systems Journal, Vol 34, n°2, pp. 152-184, 1995.
- [5] E.C. Anderson, J.P. Brooks, C.M. Gassi and S.L. Scott, "*Performance Analysis of the T3E Multiprocessor*", SC'97: High Performance Networking and Computing, November 1997.
- [6] K. Aoyama, "*Design Issues in implementing an adaptive router*", Masther's Thesis, University of Illinois, 1993.
- [7] A. Arruabarrena, "*Análisis y Evaluación de Sistemas de Interconexión para Procesadores Masivamente Paralelos*", PhD Thesis, Universidad del Pais Vasco, Septiembre 1993.
- [8] E. Artiaga, N. Navarro, X. Martorell and Y. Becerra, "*Implementing PARMACS Macros for Shared-Memory Multiprocessor Environments*" Department of Computer Architecture (DAC-UPC), Report UPC-DAC-1997-07.
- [9] H. G. Badr and S. Podar, "*An optimal shortest-path routing policy for network computers with regular mesh-connected topologies*", IEEE Trans. on Computers, Vol. C-38, n°10, pp. 1362-1371, November 1989.

- [10] D.H. Bailey, "*FFT's in External or Hierarchical Memory*", Journal of Supercomputing, Vol 4, n° 1, pp. 23-35, March 1990.
- [11] G. Balbo, et al. "*Requeriments for a Modeling and Performance Evaluation Software Enviroment*", QMIPS Proyect, Report D W3.T4.22-1.v2, October 1995.
- [12] J. Banks and J. S. Carson "*Discrete Event System Simulation*", Prentice Hall, 2nd ed., 1996, .
- [13] N. J. Boden, "*Myrinet: A Gigabit-per-Second Local Area Network*", IEEE Micro, Vol 15, n° 1, pp. 29-36, February 1995.
- [14] G. Bell and C. van Ingen, "*DSM Perspective: Another Point of View*", *Proc. of the IEEE, Special Issue on Distributed Shared Memory*, Vol 87, n°3, pp. 412-417, March 1999.
- [15] G.E. Belloch et al. "*A Comparasion of Sorting Algorithms for the Connection Machine CM-2*", Symposium on Parallel Algorithms and Architectures, July 1991.
- [16] R. Beivide, E. Herrada, J. L. Balcazar and J. Labarta, "*Optimized Mesh-Connected Networks for SIMD and MIMD Architectures*", International Symposium on Computer Architecture, June 1987.
- [17] R. Beivide, E. Herrada, J.L. Balcazar and A.Arruabarrena, "*Optimal Distance Networks of Low Degree for Parallel Computers*", IEEE Trans. on Computers, Vol 40, n°10, pp. 1109-1124, November 1991.
- [18] A. Bilas, "*User-Space Communication: A Quantitative Study*", SC'98: High Performance Networking and Computing, November 1998.
- [19] F. T. Boesch and R. Tindell, "*Circulants and their Connectivities*", Journal Graph Theory, Vol 8, pp. 287-499, 1984.
- [20] K. Bolding, M. Fulgham and L. Snyder: "*The Case of Chaotic Adaptative Routing*", IEEE Trans. on Computers, Vol 46, n° 12, pp. 1281-1292, December 1997.
- [21] Cadence. Advanced Computer-Aided Engineering Tools. Verilog-XL, Reference Manual, 1997

- [22] J. Carbonaro and F. Verhoorn, "*Cavallino: The Teraflops Router and NIC*", Hot Interconnects Symposium, August 1996.
- [23] C. Carrión, "*Diseño y Evaluación de Encaminadores de Mensajes para Redes de Interconexión de Computadores Paralelos*", PhD Thesis, Universidad de Cantabria, Abril 1998.
- [24] C. Carrion, R. Beivide and J.A. Gregorio, "*Performance Evaluation of Bubble Algorithm: Benefits for k-ary n-cubes*". 7th Euromicro on Parallel and Distributed Processing, March 1999.
- [25] C. Carrión, R. Beivide, J.A. Gregorio and F. Vallejo. "*A Flow Control Mechanism to Avoid Message Deadlock in k-ary n-cube Networks*", International Conference on High Performance Computing, December 1997.
- [26] Cadence, "Reference Manuals", version 97A.
- [27] Y. Tseng, T. Lin, S. Gupta and D. Panda, "*Bandwidth-Optimal Complete Exchange on Wormhole-Routed 2D/3D Torus Networks: A Diagonal-Propagation Approach*", IEEE Trans. on Parallel and Distributed Systems, Vol 8, nº 4, pp. 380-396, April 1997.
- [28] L. M. Censier and P. Feautrier, "*A New Solution to the Coherence Problems in Multicache Systems*", IEEE Trans. on Computers, Vol. C-27, nº 12, pp. 1112-1118, December 1978.
- [29] A. Charlesworth, "*Starfire: Extending the SMP Envelope*", IEEE Micro, pp. 39-49, Jan/Feb 1998..
- [30] A. Chien, "*A cost and Speed Model for k-ary n-cube Wormhole Router*", Hot Interconnects, August 1993.
- [31] A. A. Chien and J. H. Kim, "*Planar-Adaptive Routing: Low-cost Adaptive Networks for Multiprocessors*", International Symposium on Computer Architecture, May 1992.
- [32] S. Chodnekar, V. Srinivasan, A. S. Vaidya, A. Sivasubramaniam and C. R. Das, "*Towards a Communication Characterization Methodology for Parallel Applications*", High Performance Computer Architecture, Feb. 1997.

- [33] D. Clark, "*Focus: PathForward Gets Down to Work*", IEEE Computational Science & Engineering, Vol 5, n° 1, pp. 84-85, January /Mar 1998.
- [34] R. Clark, "*SCI Interconnect chip and Adapter: Building Large Scale Enterprise Servers with Pentium Pro SHV nodes*", Data General, Tech. Report 1996.
- [35] "*Convex Exemplar Architecture*" Technical Report, Convex Computer Corp., November 1993.
- [36] D.E. Culler, R.M. Karp, D.A. Patterson, A. Sahay, K.E. Schauser, E. Santos, R. Subramonian and T. Eicken, "*LogP: A Practical Model of Parallel Computation*", Communications of the ACM, Vol 39, n° 11, pp. 78-85, November 1996.
- [37] D.E. Culler, J. P. Singh and A. Gupta, "*Parallel Computer Architecture*", Morgan Kaufmann Publishers, 1999.
- [38] R. Cypher and L. Gravano, "*Storage-efficient deadlock-free packet Routing Algorithms for Torus Networks*", IEEE Trans. on Computers, Vol. 43, n° 12, pp. 1376-1385, December 1994.
- [39] W.J. Dally, A. Chien, S. Fiske, W. Horwat, J. Keen, J. Larivee, R. Lethin, P. Nuth and S. Wills, "*The J-machine: a fine-grain parallel computer*", Computing Systems in Engineering, Vol. 3, n° 1-4, pp. 7-15, December 1992.
- [40] W. J. Dally and C. L. Seitz, "*Deadlock-Free Message Routing in Multiprocessor Interconnection Networks*", IEEE trans. on Computers, Vol. C-36, n° 5, pp. 547-553, 1987.
- [41] W.J. Dally, "*Performance Analysis of k-ary n-cube Interconnection Networks*", IEEE Trans. on Computers, Vol 39, n°6 pp. 775-785, June 1990.
- [42] L. Díaz de Cerio, M. Valero-García and A. González, "*A Study of the Communication Cost of the FFT on Torus Multicomputer*", International Conference on Algorithms and Architectures for Parallel Computer, April 1995.
- [43] J. Duato, "*New theory of deadlock-free adaptive routing in wormhole networks*", IEEE Trans. on Parallel and Distributed Systems, Vol. 4, n° 12, pp. 1320-1331, December 1993.

- [44] J. Duato, "A Necessary and Sufficient Condition for Deadlock-Free Routing in Cut-Through and Store-and-Forward Networks", IEEE Trans. on Parallel and Distributed Systems, Vol. 7, n° 8, pp. 841-854, August 1996.
- [45] J. Duato, S. Yalamanchill and L. Ni, "Interconnection Networks", IEEE Computer Society, 1997.
- [46] J. Duato and P. Lopez, "Performance of Adaptive Routing Algorithms for k -ary n -cubes", Workshop on Parallel Computing Routing and Communications, May 1994.
- [47] M. Durbhakula, V.S. Pai and S. Adve, "Improving the Accuracy vs. Speed Tradeoff for Simulation of Shared-Memory Multiprocessor with ILP Processors", High Performance Computer Architecture, Jan. 1999.
- [48] EDIF "Electronic Design Interchange Format, Version 2.00", May 1987.
- [49] ES2/ATMEL "ecpd07 Design Kit User Guide".
- [50] B. Falsafi and D. A. Wood, "Reactive NUMA: A Design for Unifying S-COMA and CC-NUMA", International Symposium on Computer Architecture, June 1997.
- [51] M. A. Franklin and T. Pan, "Clocked and Asynchronous Instruction Pipelines" , International Symposium on Microarchitecture (MICRO'93), December 1993.
- [52] S. Frank, H. Burkhardt, J. Rothnie, "The KSR1: Bridging the Gap Between Shared Memory and MPPs", CompCon'93, 1993.
- [53] D. Franco, I. Garcés and E. Luque, "A New Method to Make Communication Latency Uniform: Distributed Routing Balancing", International Conference on Supercomputing, June 1999.
- [54] M. L. Fulgham and L. Snyder, "A Comparison of Input and Output Driven Routers", International EURO-PAR Conference, 1996.
- [55] M. Galles, "Scalable Pipelined Interconnect for Distributed Endpoint Routing: The SGI-SPIDER Chip", Parallel Algorithms and Architectures, August 1996.
- [56] E. Gamma et al. "Elements of Reusable Object-Oriented Software". Addison-Wesley Professional Computing Series. 1995.

- [57] D. Garcia and W. Watson, "*ServerNet II*", Lecture Notes in Computer Science, Vol. 1417, pp. 119-122, 1999.
- [58] A. Geist, A. Beguelin, J. Dongarra, W. Jiang, R. Manchek and V. Sunderam, "*PVM 3 Users Guide and Reference manual*" Technical Report, Oak Ridge National Laboratory, May 94.
- [59] C. J. Glass and L. M. Ni, "*The Turn Model for Adaptive Routing*", International Symposium on Computer Architecture, May 1992.
- [60] D. S. Greenberg, R. Brightwell, L. A. Fisk, A. B. Maccabe, and R. Riesen, "*A System Software Architecture for High-End Computing*". Supercomputing, November 1997.
- [61] W. Groscup, "*The Intel Paragon[TM] XP/S Supercomputer*" Parallel supercomputing in atmospheric science: ECMWF Workshop on the Use of Parallel Processors in Meteorology, 1993.
- [62] P. Gupta and N. McKeown, "*Designing and Implementing a Fast Crossbar Scheduler*", IEEE Micro, Vol 19, n°1, pp. 20-28, January/Feb 1999.
- [63] L. Gwennap, "*Alpha 21364 to Ease Memory Bottleneck*", Microprocessor Forum, November 1998.
- [64] M. Heinrich, D. Ofelt, M. Horowitz, J. Hennessy, "*Hardware/Software Co-Design of the Stanford Flash Multiprocessor*", Proceedings of the IEEE, Vol.85, n°3, pp. 455-466, March 1997.
- [65] R. Hempel, "*The MPI Standard for Message Passing*", Lecture Notes in Computer Science, Vol. 797, pp. 247-252, 1994.
- [66] C.Holt, J. P. Singh, J. Hennessy, "*Application and Architectural Bottlenecks in Large Scale Distributed Shared Memory Machines*", International Symposium On Computer Architecture, May 1996.
- [67] "*Intel Paragon XP/S Product Overview*", OR, Intel Corporation, Supercomputer Systems Division, 1991.
- [68] C. Izu, "*Análisis, Evaluación y Aportaciones al Diseño de Arquitecturas para Encaminadores de Mensajes*", PhD Thesis, Universidad del Pais Vasco, Mayo 1994.

- [69] J. R. Jump, "*NETSIM Reference Manual*". Rice University Electrical and Computer Engineering Department, March 1993.
- [70] J. R. Jump, "*YACSIM Reference Manual*". Rice University Electrical and Computer Engineering Department, Marzo 1993.
- [71] M. J. Karol, M. G. Hluchyj and S. P. Morgan "Input Versus Output Queuing on Space Division Packet Switch", IEEE Trans. on Communications, Vol COM-35, n°. 12, December 1987, pp. 1347-1356.
- [72] M. Katevenis, P. Vatsolaki and A. Efthymiou, "*Pipelined Memory Shared Buffer for VLSI Switches*", ACM SIGCOMM '95 Conference, August 1995.
- [73] M. Katevenis, P. Vatsolaki, A. Efthymiou and M. Stratakis, "*VC-level Flow Control and Shared Buffering in the Telegraphos Switch*", Hot Interconnects III Symposium, August 1995.
- [74] R. E. Kessler and J. L. Schwarzmeier, "*Cray T3D: a new dimension for Cray Research*", 1993 IEEE Comcon Spring, pp. 176-182, 1993.
- [75] R. E. Kessler, "*The Alpha 21264 Microprocessor*", IEEE Micro, Vol 19, n°2, pp. 24-36, March /Apr 1999.
- [76] J. H. Kim and A. Chien, "*Network Performance under Bimodal Traffic Loads*", Journal of Parallel and Distributed Computing, Vol 28, n°1, pp. 43-64, July 1995.
- [77] P. Kermani and L. Kleinrock, "*Virtual cut-through: a new computer communication switching technique*", Computer networks, Vol. 3, n°4, pp. 267-286, 1979.
- [78] S. Konstantinidou and L. Snyder, "*Chaos Router: Architecture and Performance*", International Symposium on Computer Architecture, June 1991.
- [79] J. Kuskin et al., "*The Stanford FLASH Multiprocessor*", International Symposium on Computer Architecture, April 1994.
- [80] M. S. Lam and R. P. Wilson, "*Limits of Flow Control on Parallelism*", International Symposium on Computer Architecture, May 1992.
- [81] C.M. Lau and G. Chen, "*Optimal Layouts of Multimew Networks*", IEEE Trans. on Parallel and Distributed Systems Vol. 7, n° 9, September 1996.

- [82] J. Laudon and D. Lenoski, "*The SGI Origin: A ccNUMA Highly Scalable Server*", International Symposium on Computer Architecture, June 1997.
- [83] A. R. Larzelere, "*Creating Simulation Capabilities*", IEEE Computational Science & Engineering, Vol 5, n°1, pp. 27-35, January /mar 1998.
- [84] F. T. Leighton, "*Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes*", Morgan Kauffmann Publishers, 1992.
- [85] D. Lenoski, J. Laudon, K. Gharachorloo, W. Weber, A. Gupta, J. Hennessy, M. Horowitz and M. S. Lam, "*The Stanford Dash Multiprocessor*", IEEE Computer, Vol 25, n°3, pp. 63-79, March 1992.
- [86] D. Lenoski and W. Weber, "*Scalable Shared-Memory Multiprocesing*", Morgan Kauffmann Plublishers Inc. 1995.
- [87] T. Lovett and R. Clapp, "*STiNG: A CC-NUMA Computer System for the Commercial Marketplace*" Proc. of the 23rd Annual International Symposium on Computer Architecture, May 1996.
- [88] J. Marinez, J. Torrellas and J. Duato, "*Improving the Performance of Brisltd ccNUMA systems Using Virtual Channels and Adaptivity*", International Conference on Supercomputing (ICS'99), June 1999.
- [89] J. McDonald and D. Baganoff. "*Vectorization of a Particle Simulation Method for Hypersonic Rarifield Flow*". AIAA Thermodynamics, Plasmadynamics and Lasers Conf., June 1988.
- [90] Mentor Graphics Suite Reference Manuals, 1997.
- [91] MIPS Technologies, Inc. "*R10000 Microprocessor User's Manual*", Version 2.0, Dec. 1996.
- [92] B. Nichols, D. Butlar and J. Farrell, "*Pthreads Programming*", O'Reilly and Associates, 1996.
- [93] L. Ni, "*Issues in Designing Truly Scalable Interconnection Networks*", International Conference on Parallel Processing, August 1996.

- [94] A. Nowatzky, G. Aybay, M. Browne, E. Kelly, D. Lee and M. Parkin, "*The S3.mp Scalable Shared Memory Multiprocessor*", Hawaii International Conference on System Sciences, January 1994.
- [95] V. S. Pai, P. Ranganathan and S. Adve, "*RSIM: An execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors*". IEEE TCCA Newsletter, October 1997.
- [96] P. Ranganathan, V. S. Pai, H. Abdel-Shafi and S.V. Adve, "*The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology*", International Symposium on High Performance Computer Architecture, June 1997.
- [97] V. S. Pai, P. Ranganathan and S. Adve, "*RSIM Reference Manual. Version 1.0*", Department of Electrical and Computer Engineering, Rice University. Technical Report 9705. July 1997.
- [98] M.J.Pertel "*A Simple Simulator for Multicomputer Routing Networks*", Caltech Computer Science TR, March 1992.
- [99] M. Pirvu, L. Bhuyam and N. Ni, "*The Impact of Link Arbitration on Switch Performance*", Symposium on High performance Computer Architecture, Jan 1999.
- [100] J.M. Prellezo, V. Puente, J.A. Gregorio y R. Beivide, "*SICOSYS: Un Simulador de Redes de Interconexión para Computadores Paralelos*", VIII Jornadas de Paralelismo, Septiembre de 1998.
- [101] V. Puente, J.A. Gregorio, J. M. Prellezo, R. Beivide, J. Duato, and C. Izu, "*Adaptive Bubble Router: a Design to Balance Latency and Throughput in Networks for Parallel Computers*", International Conference on Parallel Computing, Sept. 1999.
- [102] V. Puente, J.A. Gregorio, C. Izu, R. Beivide and F. Vallejo, "*Low-level Router Design and its Impact on Supercomputer System Performance*", International Conference on Supercomputing, June 1999.
- [103] V. Puente, J.A. Gregorio, C. Izu and R. Beivide, "*Impact of the Head-of-Line Blocking on Parallel Computer Networks: Hardware to Applications*", EUROPAR'99, September 1999.
- [104] V. Puente, J.M. Prellezo, C. Izu, J.A. Gregorio and R. Beivide, "*A Case Study of Trace-driven Simulation for Analyzing Interconnection Networks: cc-NUMAs with*

ILP Processors", to appear in 8th Euromicro Workshop on Parallel and Distributed Processing, January 2000.

- [105] V. Puente, C. Izu, J.A. Gregorio, R. Beivide, J. M. Pallezo and F. Vallejo, "*Rearranging Links to Improve the Performance of Parallel Computers: The Case of Midimew Networks*", Submitted for publication.
- [106] V. Puente, B. Torón, J.A. Gregorio, R. Beivide, "*Plataformas Paralelas Basadas en Redes Myrinet*", VII Jornadas de Paralelismo, Septiembre de 1997.
- [107] "*Qt GUI Toolkit*". Available at <http://www.troll.no/>
- [108] D. A. Reed and D. C. Grunwald, "*The performnce of Multicomputer Interconnection Networks*", IEEE Computer, vol. 20, n° 6., pp. 66-73, June 1987.
- [109] M. Roseblum et al., "*Using the SimOS Machine Simulator to Study Complex Computer Systems*", ACM Transations on Modelling and Computer Simulation, 1997.
- [110] "*Scalable Coherent Interface*", IEEE Standard 1592-1992, August 1992.
- [111] M. D. Schroeder et al., "*Autonet: a High-speed, Self-configuring Local Area Network with Point-to-point Links*", Technical Report, Digital Equipment Corporation, Systems Research Centre, n° 59, April 1990.
- [112] S.L. Scott and J.R. Goodman, "*The Cray T3E Network: Adaptive Routing in High Performance 3-D Torus*", Hot Interconnects, August 1996.
- [113] S. Scott and G. Thorson, "*Optimized Routing in the Cray T3D*", Lecture Notes in Computer Science, Vol. 853, pp. 281--294, 1994.
- [114] S. L. Scott, "*Synchronization and Communication in the T3E Multiprocessor*", In Proceedings ASPLOS VII, October 1996.
- [115] C.L. Seitz, "*Concurrent VLSI architectures*", IEEE Trans. on Computers, Vol C-33, pp. 1247-1265, Dec. 1984.
- [116] A. Silberschatz, P. Baer, "*Operating System Concepts*", Addison-Wesley , 5th Edition 1998.

- [117] M. Singhal, "Deadlock detection in distributed systems", IEEE Computer, Vol 22, n°11, pp. 37-48, November 1989.
- [118] J.P. Singh et al., "*SPLASH: Stanford Parallel Applications for Shared Memory*", Computer Architecture News, Vol 1, n° 20 March 1992.
- [119] P. Stenstrom, "*A Survey of Cache Coherence Protocols for Multiprocessors*", IEEE Computer, Vol 23, n°6, pp. 12, June 1990.
- [120] C. B. Stunkel et al., "*The SP2 high performance switch*", IBM Systems Journal, Vol 34, n°2, pp. 185-204, 1995.
- [121] C. Stukel et al. "*Architecture and Implementation of Vulcan*", International Parallel Processing Symposium, April 1994.
- [122] H. Sullivan and T. Bashkow, "*A Large Scale Homogeneous Fully Distributed Parallel Machine*", International Symposium on Computer Architecture, March 1977.
- [123] Synopsys Reference Manual, Version 1998.02.
- [124] Synopsys Design Ware Guide, Version 1998.02.
- [125] Y. Tamir and C. Chi, "*Symmetric Crossbar Arbiters for VLSI Communication Switches*", IEEE Trans. on Parallel and Distributed Systems, Vol. 4, n° 1, pp. 13-27, January 1993.
- [126] Y. Tamir and G. L. Frazier, "*High-Performance Multi-Queue Buffers for VLSI Communication Switches*", International Symposium on Computer Architecture, May 1988.
- [127] R. Thekkath, A. Singh, J. Singh, S. John and J. Hennessy, "*An Evaluation of a Commercial CC-NUMA Architecture: The CONVEX Exemplar SPP1200*", International Parallel Processing Symposium, April 1997.
- [128] Top 500, available at <http://www.top500.org>.
- [129] A. Torre, "*Herramienta de Simulación de Redes Toroidales Mediante Redes de Petri Coloreadas*", Trabajo Fin de Carrera, Universidad de Cantabria 1998.

- [130] J. Torrellas and D. Padua, "*The Illinois Aggressive Coma Multiprocessor Project (I-ACOMA)*", Symposium on the Frontiers of Massively Parallel Computing (Frontiers'96), October 1996.
- [131] A. Vaidya, S. Sivasubramaniam, C.R.Das, "*LAPSES: A Recipe for High Performance Adaptive Router Design*", High Performance Symposium on Computer Architecture, January 1999.
- [132] A. S. Vaidya, A. Sivasubramaniam and C. R. Das, "*Performance Benefits of Virtual Channels and Adaptive Routing: An Application-Driven Study*", International Conference on Supercomputing, July 1997.
- [133] J. Vinuesa, R. Menendez, V. Puente, B. Toron, "*Parallel Paradigms Applied in a Fluid-Dynamic Problem to Model a Glass Manufacturing Process*". 3rd International Meeting on Vector and Parallel Processing (VECPAR), June 1998.
- [134] "IEEE Standard VHDL; Language Reference Manual", IEEE std 1076, 1993.
- [135] Y. S. Yeh, M. G. Hluchyj and A. S. Acampora, "The Knockout Switch: A Simple, Modular Architecture for High Performance Packet Switching", IEEE Journal on Sel. Areas in Communications, vol. SAC-5, no. 8, October 1987, pp. 1274-1287.
- [136] M. S. Warren, T. C. Germann, P. S. Lomdahl, D. M. Beazley and J. K. Salmon, "*Avalon: An Alpha/Linux Cluster Achieves 10 Gflops for \$150k*". In Supercomputing '98, November 1998.
- [137] S. C. Woo, M. Ohara, E. Torrie, J.P. Singh and A. Gupta, "*The SPLASH- 2 Programs: Characterization and Methodological Considerations*", In Proceedings of the 22nd ISCA, pp. 24-37, June 1995.
- [138] W.A. Wulf and C.G. Bell, "*C.mmp: A multi-mini-processor*", Fall Joint Computer Conference Proc., 1972.

Indice

A

ADA 34
Address Decoder 144
almacenamiento híbrido 217
arbitrio 253
ASCI 3
ATM 219
Avalon 6

B

Behavioral Compiler 35
Bimodal 47
biología molecular 2
Bit Reversal 46
BNF 51
Bubble Router 142
Burbuja 214

C

Cadence 29, 34
canales virtuales 212
ccNUMA 12, 23, 53, 252, 253
Chaos Router 85
CNF 51
COMA 13

Complemento 46
Computadores de Paso de Mensajes 5
configuración 93
configuración interbloqueada 93
Convex Exemplar 10, 14
Cosaap 35
CPlant 6
Cray T3D 14, 82
Cray T3E 189
Cray X/Y-MP 14

D

DAMQ 146
DASH 10, 179
deadlock 212
dependencia dinámica 94
dependencia estática 94
Design Compiler 35
Design FrameWorkII 35
distribución del reloj 30
Distribución Temporal 46
DOR 82

- E**
e-cube 82
egia 154
elemento C de Muller 33
Encaminador parcialmente multiplexado 231
Encaminamiento
 Adaptativo 83
encaminamiento basado en consulta en tabla 188
encaminamiento basado en fuente 187
Encaminamiento completamente Adaptativo. 85
Encaminamiento Determinista 82
Encaminamiento Mínimo 85
Encaminamiento no Mínimo 85
Encaminamiento Parcialmente Adaptativo 85
enlaces periféricos 179
ES2/ATMEL 35
evolución de la latencia y throughput 237
- F**
FFT 54
FIFO 210, 213
foundry 38
función de control de flujo 92
Función de Encaminamiento 84
función de encaminamiento 92
Función de Selección 84, 86
función de selección 93
- G**
gate array 28
General NUMALiine 10
genoma humano 2
Gigaflops 2
grafo circulante 184
- Grafo de Dependencias Dinámicas entre Recursos 95
Grafo de Dependencias Estáticas entre Recursos 95
grafos circulantes 181
- H**
Hardware 252
hardware 29, 253
HLB 210
- I**
I-ACOMA 13
IBM SP2 7, 14
ILP 53
implicaciones hardware 29
Inanición 103
Input Queuing 210
Intel Paragon 14
isomorfo 181
- J**
J-Machine 14
- K**
Knockout Switch 219
KSR-1 10
- L**
LANai 21
Latencia 48
latencia 252
Latencia Base 49
Latencia de Consumo 49
Latencia de Contención 49
Latencia de Inyección 49
layout 38
Leapfrog 35
LFU 87
link capacity 210
Lógica asíncrona 29
-

Lógica síncrona 29

LRU 87

LU 58

M

Malla 178, 179

Matriz Transpuesta 46

MAX-CREDITS 87

MCP 21

Mentor 29

metaestabilidad 32

Midimew 178, 181

Midimew horizontal 182

Midimew vertical 182

MIETEC/ALCATEL 36, 218

Modal 47

Mountain Blue 9

MPI 5

MTBF 32

Myrinet 14, 20, 187

N

Network Of Workstations 6

No uniforme 45

NUMA 11

O

OAC 141, 142

Option Red 179

P

P&R 37

PathFordward 4

Perfect-Shuffle 46

Permutaciones 45

pipeline 33

pipelined memory 219

Place and Route 37

Planar-Adaptive Routing 85

PMFIFO 220

post-layout 38

post-síntesis 37

PVM 5

Q

QDC 2

R

RDU 107, 142

routing-record 187

S

S3.mp 189

SAC 141, 146

SCI 10

self-timed 30

SGI Origin 2000 10, 14, 82

SIC 141, 144

Silicon Ensemble 35

SPIDER 189

SPLASH2 54

S-SMP 11

Stanford DASH 14, 82

StanFord Flash 13

subfunción de control de
flujo 92

Sun E10000 9

supercomputadores 2

superconducción 2

Synergy 35

Synopsys 29, 34

T

T-CNF 53

Telegraphos 219

Teraflops 2

throughput 50, 252, 253

Throughput máximo 237

Toro 178, 180

Tráfico Local 45

Turn-Model 85

U

Uniforme 45

V

VCT 212, 215

Verilog 34

VHDL 34

Virtuoso 35

Vulcan 219

W

WATER-NSQUARED 60

Wave Front Arbiter 146

wide memory 219

wrap-around links 180

X

X/Y Dinámica 86

X/Y dinámica 214

ZZig-Zag 86
